Sciweavers

1262 search results - page 128 / 253
» Generating instruction sets and microarchitectures from appl...
Sort
View
TVLSI
2008
119views more  TVLSI 2008»
15 years 6 months ago
Automatic Design of Reconfigurable Domain-Specific Flexible Cores
Reconfigurable hardware is ideal for use in Systems-on-a-Chip, as it provides both hardware-level performance and post-fabrication flexibility. However, any one architecture is ra...
Katherine Compton, Scott Hauck
SC
2004
ACM
15 years 11 months ago
A Performance and Scalability Analysis of the BlueGene/L Architecture
This paper is structured as follows. Section 2 gives an architectural description of BlueGene/L. Section 3 analyzes the issue of “computational noise” – the effect that the o...
Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. ...
TASLP
2008
115views more  TASLP 2008»
15 years 6 months ago
Recognition of Dialogue Acts in Multiparty Meetings Using a Switching DBN
Abstract--This paper is concerned with the automatic recognition of dialogue acts (DAs) in multiparty conversational speech. We present a joint generative model for DA recognition ...
Alfred Dielmann, Steve Renals
OOPSLA
2010
Springer
15 years 4 months ago
Hera-JVM: a runtime system for heterogeneous multi-core architectures
Heterogeneous multi-core processors, such as the IBM Cell processor, can deliver high performance. However, these processors are notoriously difficult to program: different cores...
Ross McIlroy, Joe Sventek
APSCC
2006
IEEE
15 years 10 months ago
A Model-Driven Aspect Framework for Grid Service Development
Service-Oriented Architecture (SOA) plays an important role in the next generation computing models for scientific and commercial applications. But difficulties in the development...
WenJun Li, ChuWei Huang, QiangChao Chen, Hui Bian