6102 search results - page 829 / 1221 » Generating Optimizing Specializers |
199
click to vote
ASPDAC
2006
ACM
16 years 28 days ago
2006
ACM
This paper advances a new methodology based on signal-path information to resolve the problem of device-level placement for analog layout. This methodology is mainly based on three...
159
click to vote
ACSAC
2005
IEEE
16 years 18 days ago
2005
IEEE
The work presented in this paper is intended to test crucial system services against stack overflow vulnerabilities. The focus of the test is the user-accessible variables, that i...
178
click to vote
ASYNC
2005
IEEE
16 years 18 days ago
2005
IEEE
This paper proposes applying a logic synthesis approach to high level synthesis from SpecC specifications to timed asynchronous gate-level circuits. The state-based logic synthes...
176
click to vote
CEC
2005
IEEE
16 years 18 days ago
2005
IEEE
Testing of VLSI circuits can cause generation of excessive heat which can damage the chips under test. In the random testing environment, high-performance CMOS circuits consume sig...
180
click to vote
DEXAW
2005
IEEE
16 years 18 days ago
2005
IEEE
Increasing popularity of XML and P2P networks has generated much interest in distributed processing of XML data. We propose a novel solution organized around a mediator capable of...