16883 search results - page 405 / 3377 » Generalized Non-Reducible Descriptors |
158
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
We propose a false-path-aware statistical timing analysis framework. In our framework, cell as well as interconnect delays are assumed to be correlated random variables. Our tool ...
146
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
In this paper, a new type of Petri net called Hierarchical Colored Hardware Petri net, to model real-delay switching activity for power estimation is proposed. The logic circuit i...
179
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
The ForSyDe methodology has been developed for system level design. In this paper we present formal transformation methods for the refinement of an abstract and formal system mode...
153
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
This contribution describes the design and performance testing of an Advanced Encryption Standard (AES) compliant encryption chip that delivers 2.29 GB/s of encryption throughput ...
180
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
This paper presents novel uses of functional interface specifications for verifying RTL designs. We demonstrate how a simulation environment, a correctness checker, and a function...