16883 search results - page 402 / 3377 » Generalized Non-Reducible Descriptors |
179
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
An energy optimization is proposed that addresses the nontrivial digital contribution to power and impact on performance in high-speed mixed-signal circuits. Parallel energy and b...
165
Voted
DAC
2008
ACM
16 years 7 months ago
2008
ACM
This paper presents a RTR FPGA embedded in a System on Chip fabricated in 130nm CMOS process. Various aspects of the design flow, from automation to floor-planning are discussed. ...
152
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
FPGA application developers often attempt to use pipelining, Cslowing and retiming to improve the performance of their designs. Unfortunately, such registered netlists present a f...
166
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
Exponential increases in architectural design complexity threaten to make traditional processor design optimization techniques intractable. Genetically programmed response surface...
143
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
We present and evaluate a novel switching mechanism called layered switching. Conceptually, the layered switching implements wormhole on top of virtual cut-through switching. To s...