Sciweavers

3119 search results - page 490 / 624
» General Default Logic
Sort
View
IEEEPACT
2006
IEEE
16 years 14 days ago
Adaptive reorder buffers for SMT processors
In SMT processors, the complex interplay between private and shared datapath resources needs to be considered in order to realize the full performance potential. In this paper, we...
Joseph J. Sharkey, Deniz Balkan, Dmitry Ponomarev
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
16 years 13 days ago
Quadrature mismatch shaping with a complex, tree structured DAC
— Quadrature Σ∆ ADCs require a feedback path for both the I and the Q part of the complex feedback signal. If two separated multibit feedback DACs are used, mismatch among the...
Stijn Reekmans, Jeroen De Maeyer, Pieter Rombouts,...
ISQED
2006
IEEE
155views Hardware» more  ISQED 2006»
16 years 13 days ago
FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs
This paper is concerned with statically analyzing the susceptibility of arbitrary combinational circuits to single event upsets that are becoming a significant concern for reliabi...
Bin Zhang, Wei-Shen Wang, Michael Orshansky
MICRO
2006
IEEE
162views Hardware» more  MICRO 2006»
16 years 13 days ago
Adaptive Caches: Effective Shaping of Cache Behavior to Workloads
We present and evaluate the idea of adaptive processor cache management. Specifically, we describe a novel and general scheme by which we can combine any two cache management alg...
Ranjith Subramanian, Yannis Smaragdakis, Gabriel H...
WETICE
2006
IEEE
16 years 13 days ago
On Representing Instance Changes in Adaptive Process Management Systems
By separating the process logic from the application code process management systems (PMS) offer promising perspectives for automation and management of business processes. Howeve...
Stefanie Rinderle, Ulrich Kreher, Markus Lauer, Pe...