1862 search results - page 259 / 373 » General Architecture for Hardware Implementation of Genetic ... |
161
click to vote
CGO
2003
IEEE
15 years 11 months ago
2003
IEEE
Many processor architectures provide a set of addressing modes in their address generation units. For example DSPs (digital signal processors) have powerful addressing modes for e...
186
click to vote
DAC
2007
ACM
15 years 10 months ago
2007
ACM
When designers create RTL models from a system-level specification, arrays in the system-level model are often implemented as memories in the RTL. Knowing the correspondence betwe...
188
click to vote
VLSI
2010
Springer
15 years 4 months ago
2010
Springer
—In this paper, we introduce a design methodology to implement low-complexity and high-speed digital Finite Impulse Response (FIR) filters. Since FIR filters suffer from a larg...
208
click to vote
DASIP
2010
15 years 1 months ago
2010
Nowadays, the design flow of complex signal processing embedded systems starts with a specification of the application by means of a large and sequential program (usually in C/C++...
145
click to vote
ISCAS
2007
IEEE
16 years 19 days ago
2007
IEEE
— We present theory, design and measurement results for an on-line histogram equalization algorithm implemented on a 750MS/s 6b flash analog to digital converter in standard 0.3...