Sciweavers

1862 search results - page 222 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
15 years 10 months ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...
ICCAD
2006
IEEE
107views Hardware» more  ICCAD 2006»
16 years 3 months ago
Decoupling capacitor planning and sizing for noise and leakage reduction
—Decoupling capacitors (decaps) are a popular means for reducing power-supply noise in integrated circuits. Since the decaps are usually inserted in the whitespace of the device ...
Eric Wong, Jacob R. Minz, Sung Kyu Lim
ICCAD
2002
IEEE
103views Hardware» more  ICCAD 2002»
16 years 3 months ago
A technology-independent CAD tool for ESD protection device extraction: ESDExtractor
The challenges for developing an ESD (Electro-static Discharge) layout extractor originate from unconventional layout patterns of ESD protection devices, parasitic ESD device extr...
Rouying Zhan, Haigang Feng, Qiong Wu, Guang Chen, ...
ETS
2006
IEEE
69views Hardware» more  ETS 2006»
16 years 14 days ago
A Low Cost Alternative Method for Harmonics Estimation in a BIST Context
Spectral analysis represents a key component in signal processing. The on-chip implementation of classical spectral estimation techniques is generally not considered as a viable B...
Vincent Fresnaud, Lilian Bossuet, Dominique Dallet...
ACSD
2005
IEEE
90views Hardware» more  ACSD 2005»
16 years 1 days ago
Improved Decomposition of STGs
Signal Transition Graphs (STGs) are a version of Petri nets for the specification of asynchronous circuit behaviour. It has been suggested to decompose such a specification as a...
Walter Vogler, Ben Kangsah