Sciweavers

2452 search results - page 144 / 491
» Future Technological Challenges for High Performance Compute...
Sort
View
NSDI
2004
15 years 7 months ago
Designing a DHT for Low Latency and High Throughput
Designing a wide-area distributed hash table (DHT) that provides high-throughput and low-latency network storage is a challenge. Existing systems have explored a range of solution...
Frank Dabek, Jinyang Li, Emil Sit, James Robertson...
ICFHR
2010
139views Biometrics» more  ICFHR 2010»
15 years 1 months ago
A Comparative Evaluation of Finger-Drawn Graphical Password Verification Methods
Abstract--Doodle-based graphical passwords represent a challenging scenario due to their high variability and the tendency to be graphically simple. Despite this, doodle-based auth...
Marcos Martinez-Diaz, C. Martin-Diaz, Javier Galba...
SC
2000
ACM
15 years 10 months ago
Performance of Hybrid Message-Passing and Shared-Memory Parallelism for Discrete Element Modeling
The current trend in HPC hardware is towards clusters of shared-memory (SMP) compute nodes. For applications developers the major question is how best to program these SMP cluster...
D. S. Henty
HPCA
2006
IEEE
16 years 6 months ago
Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads
With the continuing growth in the amount of genetic data, members of the bioinformatics community are developing a variety of data-mining applications to understand the data and d...
Aamer Jaleel, Matthew Mattina, Bruce L. Jacob
HPCA
2000
IEEE
15 years 11 months ago
Impact of Chip-Level Integration on Performance of OLTP Workloads
With increasing chip densities, future microprocessor designs have the opportunity to integrate many of the traditional systemlevel modules onto the same chip as the processor. So...
Luiz André Barroso, Kourosh Gharachorloo, A...