2452 search results - page 100 / 491 » Future Technological Challenges for High Performance Compute... |
162
click to vote
ICN
2009
Springer
15 years 4 months ago
2009
Springer
Grid or 2D Mesh structures are becoming one of the most attractive network topologies to study. They can be used in many different fields raging from future broadband networks to ...
175
click to vote
DAC
2008
ACM
16 years 7 months ago
2008
ACM
: Spin-Torque Transfer Magnetic RAM (STT MRAM) is a promising candidate for future universal memory. It combines the desirable attributes of current memory technologies such as SRA...
176
click to vote
TCAD
2010
15 years 1 months ago
2010
The structural redundancy inherent to on-chip interconnection networks [networks on chip (NoC)] can be exploited by adaptive routing algorithms in order to provide connectivity eve...
147
click to vote
SC
2004
ACM
15 years 11 months ago
2004
ACM
The Merrimac supercomputer uses stream processors and a highradix network to achieve high performance at low cost and low power. The stream architecture matches the capabilities o...
181
click to vote
ICS
2010
Tsinghua U.
15 years 8 months ago
2010
Tsinghua U.
Existing supercomputers have hundreds of thousands of processor cores, and future systems may have hundreds of millions. Developers need detailed performance measurements to tune ...