2291 search results - page 296 / 459 » Future Graphics Architectures |
161
click to vote
DAC
1997
ACM
15 years 10 months ago
1997
ACM
The “quadratic placement” methodology is rooted in [6] [14] [16] and is reputedly used in many commercial and in-house tools for placement of standard-cell and gate-array desi...
160
click to vote
FPL
1997
Springer
15 years 10 months ago
1997
Springer
We describe the capabilities of and algorithms used in a new FPGA CAD tool, Versatile Place and Route (VPR). In terms of minimizing routing area, VPR outperforms all published FPG...
137
click to vote
DAC
1996
ACM
15 years 10 months ago
1996
ACM
Iterative-improvement 2-way min-cut partitioning is an important phase in most circuit partitioning tools. Most iterative improvement techniques for circuit netlists like the Fidd...
163
click to vote
ISCA
1994
IEEE
15 years 10 months ago
1994
IEEE
In the near future, semiconductor technology will allow the integration of multiple processors on a chip or multichipmodule (MCM). In this paper we investigate the architecture an...
183
click to vote
ASPLOS
2009
ACM
15 years 10 months ago
2009
ACM
As our society becomes more information-driven, we have begun to amass data at an astounding and accelerating rate. At the same time, power concerns have made it difficult to brin...