Sciweavers

2291 search results - page 245 / 459
» Future Graphics Architectures
Sort
View
DAC
2007
ACM
16 years 7 months ago
The Case for Low-Power Photonic Networks on Chip
Packet-switched networks on chip (NoC) have been advocated as a natural communication mechanism among the processing cores in future chip multiprocessors (CMP). However, electroni...
Assaf Shacham, Keren Bergman, Luca P. Carloni
DAC
2006
ACM
16 years 7 months ago
Design tools for reliability analysis
Recent progress in EDA tools allows IC designs to be accurately verified with consequent improvements in yield and performance through reduced guard bands. This paper will present...
Zhihong Liu, Bruce McGaughy, James Z. Ma
ICML
2009
IEEE
16 years 7 months ago
Proto-predictive representation of states with simple recurrent temporal-difference networks
We propose a new neural network architecture, called Simple Recurrent Temporal-Difference Networks (SR-TDNs), that learns to predict future observations in partially observable en...
Takaki Makino
VLSID
2005
IEEE
116views VLSI» more  VLSID 2005»
16 years 7 months ago
A Quasi-Delay-Insensitive Method to Overcome Transistor Variation
Synchronous design methods have intrinsic performance overheads due to their use of the global clock and timing assumptions. In future manufacturing processes not only may it beco...
C. Brej, Jim D. Garside
PERCOM
2006
ACM
16 years 6 months ago
A Design of a Molecular Communication System for Nanomachines Using Molecular Motors
Molecular communication is one solution for nano-scale communication between nanomachines. Nanomachines (e.g., biological molecules, artificial devices) represent small devices or...
Michael Moore, Akihiro Enomoto, Tadashi Nakano, Ry...