Sciweavers

2291 search results - page 179 / 459
» Future Graphics Architectures
Sort
View
ACL
2012
13 years 9 months ago
Building Trainable Taggers in a Web-based, UIMA-Supported NLP Workbench
Argo is a web-based NLP and text mining workbench with a convenient graphical user interface for designing and executing processing workflows of various complexity. The workbench...
Rafal Rak, BalaKrishna Kolluru, Sophia Ananiadou
HPCA
2008
IEEE
16 years 6 months ago
Amdahl's Law in the multicore era
We apply Amdahl's Law to multicore chips using symmetric cores, asymmetric cores, and dynamic techniques that allows cores to work together on sequential execution. To Amdahl...
Mark D. Hill
DATE
2008
IEEE
85views Hardware» more  DATE 2008»
16 years 1 months ago
Video Processing Requirements on SoC Infrastructures
Applications from the embedded consumer domain put challenging requirements on SoC infrastructures, i.e. interconnect and memory. Specifically, video applications demand large sto...
Pieter van der Wolf, Tomas Henriksson
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
16 years 16 days ago
Interconnect-Aware Coherence Protocols for Chip Multiprocessors
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...
Liqun Cheng, Naveen Muralimanohar, Karthik Ramani,...
DAC
2006
ACM
16 years 15 days ago
Tomorrow's analog: just dead or just different?
This panel discusses the following topics. With the ongoing trend towards more and more digitization in applications ranging from multimedia to telecommunications, there is a big ...
Shekhar Y. Borkar, Robert W. Brodersen, Jue-Hsien ...