Sciweavers

6239 search results - page 1041 / 1248
» From Zinc to Design Model
Sort
View
ICS
2004
Tsinghua U.
15 years 12 months ago
CQoS: a framework for enabling QoS in shared caches of CMP platforms
Cache hierarchies have been traditionally designed for usage by a single application, thread or core. As multi-threaded (MT) and multi-core (CMP) platform architectures emerge and...
Ravi R. Iyer
ISPD
2003
ACM
133views Hardware» more  ISPD 2003»
15 years 12 months ago
Closed form expressions for extending step delay and slew metrics to ramp inputs
: Recent years have seen significant research in finding closed form expressions for the delay of an RC circuit that improves upon the Elmore delay model. However, several of these...
Chandramouli V. Kashyap, Charles J. Alpert, Frank ...
IPPS
1999
IEEE
15 years 11 months ago
Non-Preemptive Scheduling of Real-Time Threads on Multi-Level-Context Architectures
The rapid progress in high-performance microprocessor design has made it di cult to adapt real-time scheduling results to new models of microprocessor hardware, thus leaving an un...
Jan Jonsson, Henrik Lönn, Kang G. Shin
ASPDAC
2008
ACM
127views Hardware» more  ASPDAC 2008»
15 years 8 months ago
Power grid analysis benchmarks
ACT Benchmarks are an immensely useful tool in performing research since they allow for rapid and clear comparison between different approaches to solving CAD problems. Recent expe...
Sani R. Nassif
PERVASIVE
2010
Springer
15 years 8 months ago
Specification and Verification of Complex Location Events with Panoramic
We present the design and evaluation of Panoramic, a tool that enables end-users to specify and verify an important family of complex location events. Our approach aims to reduce o...
Evan Welbourne, Magdalena Balazinska, Gaetano Borr...
« Prev « First page 1041 / 1248 Last » Next »