4355 search results - page 297 / 871 » From Interpretation to Compilation |
171
click to vote
ICS
1999
Tsinghua U.
15 years 11 months ago
1999
Tsinghua U.
As the gap between memory and processor speeds continues to widen, cache efficiency is an increasingly important component of processor performance. Compiler techniques have been...
180
click to vote
PPDP
1999
Springer
15 years 11 months ago
1999
Springer
Abstract. Despite extensive theoretical work on process-calculi, virtual machine specifications and implementations of actual computational models are still scarce. This paper pre...
164
click to vote
ISCA
1998
IEEE
15 years 11 months ago
1998
IEEE
Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques whic...
162
click to vote
MICRO
1998
IEEE
15 years 11 months ago
1998
IEEE
The Multiscalar architecture advocates a distributed processor organization and task-level speculation to exploit high degrees of instruction level parallelism (ILP) in sequential...
196
click to vote
LCPC
1998
Springer
15 years 11 months ago
1998
Springer
There is a class of sparse matrix computations, such as direct solvers of systems of linear equations, that change the fill-in (nonzero entries) of the coefficient matrix, and invo...