36320 search results - page 326 / 7264 » From Code to Models |
179
click to vote
CODES
2006
IEEE
16 years 22 days ago
2006
IEEE
Traditionally, instruction-set simulators (ISS’s) are sequential programs running on individual processors. Besides the advances of simulation techniques, ISS’s have been main...
191
click to vote
LCTRTS
2004
Springer
16 years 1 days ago
2004
Springer
This paper presents Spinach, a new simulator toolset specifically designed to target programmable network interface architectures. Spinach models both system components that are ...
225
click to vote
SIGMETRICS
1996
ACM
15 years 10 months ago
1996
ACM
This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simul...
172
click to vote
CODES
2009
IEEE
16 years 1 months ago
2009
IEEE
This paper presents a system-level design methodology for networked embedded systems that exploits existing data-redundancy to increase their reliability. The presented approach n...
203
click to vote
ANSS
2008
IEEE
16 years 1 months ago
2008
IEEE
This paper describes a secure and reliable method for storing data in a distributed hash table (DHT) leveraging the inherent properties of the DHT to provide a secure storage subs...