9110 search results - page 63 / 1822 » Formally-Based Design Evaluation |
127
click to vote
IJCNN
2000
IEEE
15 years 10 months ago
2000
IEEE
In this paper, we propose a method to design a neural network(NN) by using a genetic algorithm(GA) and simulated annealing(SA). And also, in order to demonstrate the effectivenes...
162
click to vote
IPPS
2000
IEEE
15 years 10 months ago
2000
IEEE
This paper presents experimental results for a parallel pipeline STAP system with I/O task implementation using the parallel file systems on the Intel Paragon and the IBM SP. In ...
181
click to vote
ICCD
1999
IEEE
15 years 10 months ago
1999
IEEE
This research explores any potential for an on-chip cache compression which can reduce not only cache miss ratio but also miss penalty, if main memory is also managed in compresse...
161
click to vote
IPPS
1998
IEEE
15 years 10 months ago
1998
IEEE
This paper presents performance results for the design and implementation of parallel pipelined Space-Time Adaptive Processing (STAP) algorithms on parallel computers. In particul...
143
click to vote
IFIP
2010
Springer
15 years 10 months ago
2010
Springer
Abstract Flow Accounting is a passive monitoring mechanism implemented in routers that gives insight into tra c behavior and network characteristics. However, processing of Flow Ac...