Sciweavers

2813 search results - page 383 / 563
» Formalizing Architectural Connection
Sort
View
DAC
2010
ACM
15 years 10 months ago
An efficient algorithm to verify generalized false paths
Timing exception verification has become a center of interest as incorrect constraints can lead to chip failures. Proving that a false path is valid or not is a difficult problem ...
Olivier Coudert
DAC
1995
ACM
15 years 10 months ago
Hierarchical Optimization of Asynchronous Circuits
Abstract— Many asynchronous designs are naturally specified and implemented hierarchically as an interconnection of separate asynchronous modules that operate concurrently and c...
Bill Lin, Gjalt G. de Jong, Tilman Kolks
WSC
2008
15 years 8 months ago
PLCStudio: Simulation based PLC code verification
Proposed in this paper is the architecture of a PLC programming environment that enables a visual verification of PLC programs. The proposed architecture integrates a PLC program ...
Sang C. Park, Chang Mok Park, Gi-Nam Wang, Jonggeu...
WICSA
2008
15 years 7 months ago
Analyzing the Evolution of Large-Scale Software Systems Using Design Structure Matrices and Design Rule Theory: Two Exploratory
Software modularization activities remain without the guidance of formal theories and models. According to Baldwin and Clark's [1] design rule theory (DRT) , modular architec...
Matthew J. LaMantia, Yuanfang Cai, Alan MacCormack...
ICWS
2004
IEEE
15 years 7 months ago
Logic-based Web Services Composition: From Service Description to Process Model
This paper introduces a method for automatic composition of Semantic Web services using Linear Logic (LL) theorem proving. The method uses Semantic Web service language (DAML-S) f...
Jinghai Rao, Peep Küngas, Mihhail Matskin