5255 search results - page 640 / 1051 » Formal Methods for Privacy |
201
click to vote
FMCAD
2006
Springer
15 years 10 months ago
2006
Springer
Ario is a solver for systems of linear integer arithmetic logic. Such systems are commonly used in design verification applications and are classified under Satisfiability Modulo T...
177
Voted
FMCAD
2006
Springer
15 years 10 months ago
2006
Springer
Synchronous Data Flow Graphs (SDFGs) have proven to be suitable for specifying and analyzing streaming applications that run on single- or multi-processor platforms. Streaming appl...
179
click to vote
FMICS
2006
Springer
15 years 10 months ago
2006
Springer
Abstract. The design flow of systems-on-a-chip (SoCs) identifies several abstraction levels higher than the Register-Transfer-Level that constitutes the input of the synthesis tool...
151
click to vote
FMICS
2006
Springer
15 years 10 months ago
2006
Springer
Abstract. Symbolic state-space generators are notoriously hard to parallelise. However, the Saturation algorithm implemented in the SMART verification tool differs from other seque...
167
click to vote
FMICS
2006
Springer
15 years 10 months ago
2006
Springer
Behrmann et al. posed the question whether "To Store or Not To Store" [1] states during reachability analysis, in order to counter the effects of the well-known state spa...