Sciweavers

1563 search results - page 33 / 313
» Flexible instruction processors
Sort
View
ISLPED
1996
ACM
143views Hardware» more  ISLPED 1996»
15 years 10 months ago
Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer
Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Ko...
CHES
2006
Springer
87views Cryptology» more  CHES 2006»
15 years 10 months ago
Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors
Stefan Tillich, Johann Großschädl
JSA
2008
63views more  JSA 2008»
15 years 6 months ago
DLL-conscious instruction fetch optimization for SMT processors
Fayez Mohamood, Mrinmoy Ghosh, Hsien-Hsin S. Lee