Sciweavers

1563 search results - page 233 / 313
» Flexible instruction processors
Sort
View
CASES
2003
ACM
15 years 10 months ago
Efficient spill code for SDRAM
Processors such as StrongARM and memory such as SDRAM enable efficient execution of multiple loads and stores in a single instruction. This is particularly useful in connection wi...
V. Krishna Nandivada, Jens Palsberg
SPDP
1991
IEEE
15 years 9 months ago
Local vs. global memory in the IBM RP3: experiments and performance modelling
A number of experiments regarding the placement of instructions, private data and shared data in the Non-Uniform-Memory-Access multiprocessor, RP3 has been performed. Three Scient...
Mats Brorsson
WIESS
2000
15 years 7 months ago
HP Caliper: An Architecture for Performance Analysis Tools
HP Caliper is an architecture for software developer tools that deal with executable (binary) programs. It provides a common framework that allows building of a wide variety of to...
Robert Hundt
IBMRD
2006
63views more  IBMRD 2006»
15 years 6 months ago
Decomposing the load-store queue by function for power reduction and scalability
Because they are based on large content-addressable memories, load-store queues (LSQ) present implementation challenges in superscalar processors, especially as issue width and nu...
Lee Baugh, Craig B. Zilles
JGTOOLS
2008
168views more  JGTOOLS 2008»
15 years 6 months ago
Efficient, High-Quality Bayer Demosaic Filtering on GPUs
This paper describes a series of optimizations for implementing the high-quality Malvar-He-Cutler Bayer demosaicing filter on a GPU in OpenGL. Applying this filter is the first st...
Morgan McGuire