1563 search results - page 220 / 313 » Flexible instruction processors |
150
click to vote
ASPLOS
2008
ACM
15 years 8 months ago
2008
ACM
Many code analysis techniques for optimization, debugging, or parallelization need to perform runtime disambiguation of sets of addresses. Such operations can be supported efficie...
163
click to vote
ISCAS
2006
IEEE
16 years 11 days ago
2006
IEEE
— This paper proposes a new reconfigurable architecture for multi-media and wireless communications. The proposed architecture addresses three critical design issues with the loo...
137
click to vote
DATE
2002
IEEE
15 years 11 months ago
2002
IEEE
Future networked appliances should be able to download new services or upgrades from the network and execute them locally. This flexibility is typically achieved by processors tha...
165
click to vote
EDUTAINMENT
2008
Springer
15 years 8 months ago
2008
Springer
Abstract. We describe methods for high-performance and high-quality rendering of point models, including advanced shading, anti-aliasing, and transparency. we keep the rendering qu...
185
click to vote
WSC
2001
15 years 7 months ago
2001
The problem of efficient load distribution and scaling of large-scale wireless communication system simulation on multiprocessor architectures (both shared memory and cluster arra...