Sciweavers

1563 search results - page 217 / 313
» Flexible instruction processors
Sort
View
GAMEON
2000
15 years 7 months ago
Real Time Goal Orientated Behaviour for Computer Game Agents
To increase the depth and appeal of computer games, the intelligence of the characters they contain needs to be increased. These characters should be played by intelligent agents ...
Nick Hawes
IJES
2008
76views more  IJES 2008»
15 years 6 months ago
SoC multiprocessor debugging and synchronisation using generic dynamic-connect debugger frontends
: Current and future SoC designs will contain an increasing number of programmable units. To be able to tailor and debug these processors in their system context at the highest pos...
Andreas Wieferink, Tim Kogel, Olaf Zerres, Rainer ...
TVLSI
2008
132views more  TVLSI 2008»
15 years 6 months ago
Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware
Mobile wireless terminals tend to become multimode wireless communication devices. Furthermore, these devices become adaptive. Heterogeneous reconfigurable hardware provides the fl...
Gerard K. Rauwerda, Paul M. Heysters, Gerard J. M....
IEEEPACT
2009
IEEE
16 years 1 months ago
CPROB: Checkpoint Processing with Opportunistic Minimal Recovery
—CPR (Checkpoint Processing and Recovery) is a physical register management scheme that supports a larger instruction window and higher average IPC than conventional ROB-style re...
Andrew D. Hilton, Neeraj Eswaran, Amir Roth
MICRO
2005
IEEE
130views Hardware» more  MICRO 2005»
15 years 12 months ago
Exploiting Vector Parallelism in Software Pipelined Loops
An emerging trend in processor design is the addition of short vector instructions to general-purpose and embedded ISAs. Frequently, these extensions are employed using traditiona...
Samuel Larsen, Rodric M. Rabbah, Saman P. Amarasin...