1563 search results - page 213 / 313 » Flexible instruction processors |
171
click to vote
CORR
2006
Springer
15 years 6 months ago
2006
Springer
The paper develops a novel approach to stream cipher design: Both the state update function and the output function of the corresponding pseudorandom generators are compositions of...
171
click to vote
ISCA
2000
IEEE
15 years 10 months ago
2000
IEEE
Smaller feature sizes, reduced voltage levels, higher transistor counts, and reduced noise margins make future generations of microprocessors increasingly prone to transient hardw...
261
click to vote
SIGOPS
2011
15 years 1 months ago
2011
Heterogeneous processors that mix big high performance cores with small low power cores promise excellent single– threaded performance coupled with high multi–threaded through...
138
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
User authentication, which refers to the process of verifying the identity of a user, is becoming an important security requirement in various embedded systems. While conventional...
156
click to vote
ICPP
2008
IEEE
16 years 25 days ago
2008
IEEE
The issue queue (IQ) is a key microarchitecture structure for exploiting instruction-level and thread-level parallelism in dynamically scheduled simultaneous multithreaded (SMT) p...