1563 search results - page 202 / 313 » Flexible instruction processors |
155
click to vote
PDPTA
2007
15 years 7 months ago
2007
- In this paper we experiment with two optimization techniques we are considering implementing in a parallelizing compiler that generates parallel code for a distributed-memory sys...
172
click to vote
CATA
2003
15 years 7 months ago
2003
Many current general purpose processors use extensions to the instruction set architecture to enhance the performance of digital image processing and multimedia applications. In t...
135
click to vote
CASCON
1996
15 years 7 months ago
1996
The trend in workstation hardware is towards symmetric shared-memory multiprocessors (SMPs). User expectations are for (largely) automatic exploitation of parallelismon an SMP, si...
181
click to vote
FAC
2000
15 years 6 months ago
2000
In this paper we present a method of describing microprocessors at different levels of temporal and data abstraction. We consider microprogrammed, pipelined and superscalar proces...
175
click to vote
CODES
2006
IEEE
16 years 14 days ago
2006
IEEE
Traditionally, instruction-set simulators (ISS’s) are sequential programs running on individual processors. Besides the advances of simulation techniques, ISS’s have been main...