Sciweavers

1563 search results - page 164 / 313
» Flexible instruction processors
Sort
View
ANCS
2009
ACM
15 years 4 months ago
Accelerating OpenFlow switching with network processors
OpenFlow switching enables flexible management of enterprise network switches and experiments on regular network traffic. We present in this paper a complementary design to OpenFl...
Yan Luo, Pablo Cascón, Eric Murray, Julio O...
RSP
2007
IEEE
158views Control Systems» more  RSP 2007»
16 years 22 days ago
SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems
A widely used approach to avoid network intrusion is SNORT, an open source Network Intrusion Detection System (NIDS). This work describes SPP-NIDS, a architecture for intrusion de...
Luis Carlos Caruso, Guilherme Guindani, Hugo Schmi...
VLSID
2008
IEEE
150views VLSI» more  VLSID 2008»
16 years 6 months ago
PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors
Simultaneous Multi-Threading (SMT) processors are becoming popular because they exploit both instruction-level and threadlevel parallelism by issuing instructions from different t...
Deepa Kannan, Aseem Gupta, Aviral Shrivastava, Nik...
DAC
2005
ACM
16 years 7 months ago
Low power network processor design using clock gating
Abstract-- Network processors (NPs) have emerged as successful platforms to providing both high performance and flexibility in building powerful routers. Typical NPs incorporate mu...
Jia Yu, Jun Yang 0002, Laxmi N. Bhuyan, Yan Luo
LCN
2002
IEEE
15 years 11 months ago
Design and Analysis of a Dynamically Reconfigurable Network Processor
The combination of high-performance processing power and flexibility found in network processors (NPs) has made them a good solution for today’s packet processing needs. Similar...
Ian A. Troxel, Alan D. George, Sarp Oral