1563 search results - page 151 / 313 » Flexible instruction processors |
185
click to vote
DAMON
2009
Springer
16 years 1 months ago
2009
Springer
We present two efficient Apriori implementations of Frequent Itemset Mining (FIM) that utilize new-generation graphics processing units (GPUs). Our implementations take advantage ...
135
click to vote
HOTOS
2003
IEEE
15 years 11 months ago
2003
IEEE
Cerium is a trusted computing architecture that protects a program’s execution from being tampered while the program is running. Cerium uses a physically tamperresistant CPU and...
248
click to vote
PLDI
1999
ACM
15 years 10 months ago
1999
ACM
This paper explores compiler techniques for reducing the memory needed to load and run program executables. In embedded systems, where economic incentives to reduce both ram and r...
184
click to vote
JVM
2004
15 years 7 months ago
2004
Tools supporting dynamic code generation tend too be low-level (leaving much work to the client application) or too intimately related with the language/system in which they are u...
178
click to vote
ICC
2009
IEEE
15 years 4 months ago
2009
IEEE
In this paper, an efficient design for implementing binary sequence generator on 32-bit instruction execution mode TI TMS320C6416 DSP is presented. The main goal is to achieve high...