1563 search results - page 129 / 313 » Flexible instruction processors |
144
click to vote
ICCD
2000
IEEE
16 years 3 months ago
2000
IEEE
In superscalar architectures, out-of-order issue mechanisms increase performance by dynamically rescheduling instructions that cannot be statically reordered by the compiler. Whil...
158
click to vote
MICRO
2003
IEEE
15 years 11 months ago
2003
IEEE
Ensuring back-to-back execution of dependent instructions in a conventional out-of-order processor requires scheduling logic that wakes up and selects instructions at the same rat...
141
click to vote
MICRO
2000
IEEE
15 years 10 months ago
2000
IEEE
Register integration (or simply integration) is a mechanism for incorporating speculative results directly into a sequential execution using data-dependence relationships. In this...
168
click to vote
EGH
2004
Springer
15 years 12 months ago
2004
Springer
Real-time graphics hardware continues to offer improved resources for programmable vertex and fragment shaders. However, shader programmers continue to write shaders that require ...
147
click to vote
ISLPED
2000
ACM
15 years 11 months ago
2000
ACM
Power is increasingly becoming a design constraint for embedded systems. A processor is responsible for energy consumption on account of the software component of the embedded sys...