1563 search results - page 116 / 313 » Flexible instruction processors |
222
click to vote
SIGMETRICS
1996
ACM
15 years 10 months ago
1996
ACM
This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simul...
176
click to vote
IPPS
2000
IEEE
15 years 11 months ago
2000
IEEE
The newly introduced Microprocessor Architecture for Java Computing MAJC supports parallelism in a hierarchy of levels: multiprocessors on chip,vertical micro threading, instruct...
144
click to vote
EUROMICRO
1999
IEEE
15 years 11 months ago
1999
IEEE
This paper describes the DELFT-JAVA processor and the mechanisms required to dynamically translate JVM instructions into DELFT-JAVA instructions. Using a form of hardware register...
150
click to vote
SIGCOMM
1996
ACM
15 years 10 months ago
1996
ACM
This paper describes several techniques designed to improve protocol latency, and reports on their effectiveness when measured on a modern RISC machine employing the DEC Alpha pro...
158
click to vote
MICRO
2008
IEEE
16 years 28 days ago
2008
IEEE
Higher level of resource integration and the addition of new features in modern multi-processors put a significant pressure on their verification. Although a large amount of res...