1563 search results - page 103 / 313 » Flexible instruction processors |
177
click to vote
ASPLOS
2004
ACM
16 years 21 hour ago
2004
ACM
We present a novel processor architecture designed specifically for use in low-power wireless sensor-network nodes. Our sensor network asynchronous processor (SNAP/LE) is based on...
170
click to vote
CASES
2006
ACM
16 years 17 days ago
2006
ACM
The architectural design of embedded systems is becoming increasingly idiosyncratic to meet varying constraints regarding energy consumption, code size, and execution time. Tradit...
192
click to vote
IPPS
2006
IEEE
16 years 18 days ago
2006
IEEE
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
168
click to vote
CF
2004
ACM
16 years 21 hour ago
2004
ACM
Current instruction fetch policies in SMT processors are oriented towards optimization of overall throughput and/or fairness. However, they provide no control over how individual ...
175
click to vote
CF
2005
ACM
15 years 8 months ago
2005
ACM
In modern superscalar processors, the complex instruction scheduler could form the critical path of the pipeline stages and limit the clock cycle time. In addition, complex schedu...