Sciweavers

1426 search results - page 239 / 286
» Federated simulations for systems of systems integration
Sort
View
PATMOS
2004
Springer
15 years 11 months ago
A Dual Low Power and Crosstalk Immune Encoding Scheme for System-on-Chip Buses
Abstract. Crosstalk causes logical errors due to data dependent delay degradation as well as energy consumption and is considered the biggest signal integrity challenge for long on...
Zahid Khan, Tughrul Arslan, Ahmet T. Erdogan
GLVLSI
2003
IEEE
152views VLSI» more  GLVLSI 2003»
15 years 11 months ago
Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs
The realization of fast datapaths in signal processing environments requires fastest, power efficient logic styles with synchronous behavior. This paper presents a method to combi...
Frank Grassert, Dirk Timmermann
ICPPW
2003
IEEE
15 years 11 months ago
Security Aspects of Wireless Heterogeneous Databases - Protocol, Performance, and Energy Analysis
Users have been demanding information “anytime, anywhere”. The notion of accessing diverse and autonomous information repositories with different APIs is not accepted. This ha...
Harshal Haridas, Ali R. Hurson, Yu Jiao
CAV
2001
Springer
119views Hardware» more  CAV 2001»
15 years 10 months ago
Certifying Model Checkers
Model Checking is an algorithmic technique to determine whether a temporal property holds of a program. For linear time properties, a model checker produces a counterexample comput...
Kedar S. Namjoshi
ISCA
2000
IEEE
134views Hardware» more  ISCA 2000»
15 years 10 months ago
Architectural support for scalable speculative parallelization in shared-memory multiprocessors
Speculative parallelization aggressively executes in parallel codes that cannot be fully parallelized by the compiler. Past proposals of hardware schemes have mostly focused on si...
Marcelo H. Cintra, José F. Martínez,...