Sciweavers

861 search results - page 132 / 173
» Faster integer multiplication
Sort
View
ICNP
1996
IEEE
15 years 10 months ago
Time-Shift Scheduling: Fair Scheduling of Flows in High Speed Networks
Abstract-- We present a scheduling protocol, called TimeShift Scheduling, to forward packets from multiple input flows to a single output channel. Each input flow is guaranteed a p...
Jorge Arturo Cobb, Mohamed G. Gouda, Amal El-Nahas
ECOOP
1997
Springer
15 years 10 months ago
Near Optimal Hierarchical Encoding of Types
A type inclusion test is a procedure to decide whether two types are related by a given subtyping relationship. An efficient implementation of the type inclusion test plays an impo...
Andreas Krall, Jan Vitek, R. Nigel Horspool
ICPP
1993
IEEE
15 years 10 months ago
Dependence Analysis and Architecture Design for Bit-Level Algorithms
:. In designing application-specific bit-level architectures and in programming existing bit-level processor arrays, it is necessary to expand a word-level algorithm into its bit-...
Weijia Shang, Benjamin W. Wah
VISUALIZATION
1993
IEEE
15 years 10 months ago
Visual Feedback in Querying Large Databases
In this paper, we describe a database query system that provides visual relevance feedback in querying large databases. The goal of our system is to support the query specificati...
Daniel A. Keim, Hans-Peter Kriegel, Thomas Seidl
ASPDAC
2007
ACM
88views Hardware» more  ASPDAC 2007»
15 years 10 months ago
Voltage Island Generation under Performance Requirement for SoC Designs
Using multiple supply voltages on a SoC design is an efficient way to achieve low power. However, it may lead to a complex power network and a huge number of level shifters if we j...
Wai-Kei Mak, Jr-Wei Chen