Sciweavers

1279 search results - page 150 / 256
» Fast Implementations of Automata Computations
Sort
View
HPCA
1997
IEEE
15 years 10 months ago
Software-Managed Address Translation
In this paper we explore software-managed address translation. The purpose of the study is to specify the memory management design for a high clock-rate PowerPC implementation in ...
Bruce L. Jacob, Trevor N. Mudge
IPPS
1997
IEEE
15 years 10 months ago
A Parallel Priority Data Structure with Applications
We present a parallel priority data structure that improves the running time of certain algorithms for problems that lack a fast and work-efficient parallel solution. As a main a...
Gerth Stølting Brodal, Jesper Larsson Tr&au...
ICCAD
1993
IEEE
134views Hardware» more  ICCAD 1993»
15 years 10 months ago
Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs
In this paper, we present an integrated approach to synthesis and mapping to go beyond the combinatorial limit set up by the depth-optimal FlowMap algorithm. The new algorithm, na...
Jason Cong, Yuzheng Ding
DAC
1994
ACM
15 years 10 months ago
Functional Test Generation for FSMs by Fault Extraction
Recent results indicate that functional test pattern generation (TPG) techniques may provide better defect coverages than do traditional logic-level techniques. Functional TPG alg...
Bapiraju Vinnakota, Jason Andrews
WCNC
2010
IEEE
15 years 10 months ago
A Comparison between Stand-Alone and Distributed Architectures for Spectrum Hole Detection
Abstract—In this paper two different cognitive radio architectures, i.e. stand-alone and distributed, are proposed for spectrum sensing purposes. In particular, both architecture...
Luca Bixio, Marina Ottonello, Mirco Raffetto, Carl...