Sciweavers

1862 search results - page 255 / 373
» FPGA
Sort
View
DSD
2007
IEEE
88views Hardware» more  DSD 2007»
16 years 21 days ago
An Implementation of an Address Generator Using Hash Memories
An address generator produces a unique address from 1 to k for the input that matches to one of k registered vectors, and produces 0 for other inputs. This paper presents the supe...
Tsutomu Sasao, Munehiro Matsuura
GLOBECOM
2007
IEEE
16 years 21 days ago
Agile Radio Implementation of OFDM Physical Layer for Dynamic Spectrum Access Research
In this paper we present the design process of an orthogonal frequency division multiplexing (OFDM) implementation for the Kansas University Agile Radio (KUAR). The KUAR is a porta...
Jordan D. Guffey, Alexander M. Wyglinski, Gary J. ...
GLOBECOM
2007
IEEE
16 years 21 days ago
A 10-Gbps High-Speed Single-Chip Network Intrusion Detection and Prevention System
Abstract—Network Intrusion Detection and Prevention Systems (NIDPSs) are vital in the fight against network intrusions. NIDPSs search for certain malicious content in network tr...
N. Sertac Artan, Rajdip Ghosh, Yanchuan Guo, H. Jo...
ICC
2007
IEEE
102views Communications» more  ICC 2007»
16 years 21 days ago
A Scalable Wireless Channel Emulator for Broadband MIMO Systems
: This paper addresses the issue of designing scalable prototypes for multi input multi output (MIMO) wireless channel emulation. To date, emulators are extending single input sing...
Hamid Eslami, Ahmed M. Eltawil
IPPS
2007
IEEE
16 years 20 days ago
Splice: A Standardized Peripheral Logic and Interface Creation Engine
Recent advancements in FPGA technology have allowed manufacturers to place general-purpose processors alongside user-configurable logic gates on a single chip. At first glance, ...
Justin Thiel, Ron K. Cytron