Sciweavers

    1862 search results - page 143 / 373
    » FPGA
    Sort
    View
    IPPS
    2006
    IEEE
    258views Distributed And Parallel Com...» more  IPPS 2006»
    VHDL to FPGA automatic IP-Core generation: a case study on Xilinx design flow
    16 years 19 days ago
    VHDL to FPGA automatic IP-Core generation: a case study on Xilinx design flow
    Download  www.cecs.uci.edu
    Fabrizio Ferrandi, G. Ferrara, R. Palazzo, Vincenz...
    claim paper
    Read More »
    IPPS
    2006
    IEEE
    107views Distributed And Parallel Com...» more  IPPS 2006»
    FPGA based architecture for DNA sequence comparison and database search
    16 years 19 days ago
    FPGA based architecture for DNA sequence comparison and database search
    Download  f21.aaa.livedoor.jp
    DNA sequence comparison is a computationally intensive problem, known widely since the competition for human DNA decryption. Database search for DNA sequence comparison is of grea...
    Euripides Sotiriades, Christos Kozanitis, Apostolo...
    claim paper
    Read More »
    IPPS
    2006
    IEEE
    100views Distributed And Parallel Com...» more  IPPS 2006»
    Architecture of a multi-context FPGA using a hybrid multiple-valued/binary context switching signal
    16 years 19 days ago
    Architecture of a multi-context FPGA using a hybrid multiple-valued/binary context switching signal
    Download  www.cecs.uci.edu
    Multi-context FPGAs have multiple memory bits per configuration bit forming configuration planes for fast switching between contexts. Large amount of memory causes significant ove...
    Yoshihiro Nakatani, Masanori Hariyama, Michitaka K...
    claim paper
    Read More »
    IPPS
    2006
    IEEE
    99views Distributed And Parallel Com...» more  IPPS 2006»
    Performance of FPGA implementation of bit-split architecture for intrusion detection systems
    16 years 19 days ago
    Performance of FPGA implementation of bit-split architecture for intrusion detection systems
    Download  halcyon.usc.edu
    Hong-Jip Jung, Zachary K. Baker, Viktor K. Prasann...
    claim paper
    Read More »
    ISCAS
    2006
    IEEE
    109views Hardware» more  ISCAS 2006»
    A bit-serial approximate min-sum LDPC decoder and FPGA implementation
    16 years 19 days ago
    A bit-serial approximate min-sum LDPC decoder and FPGA implementation
    Download  www.eecg.toronto.edu
    Ahmad Darabiha, Anthony Chan Carusone, Frank R. Ks...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.