Sciweavers

6348 search results - page 840 / 1270
» Extensible control architectures
Sort
View
INFOCOM
1992
IEEE
15 years 11 months ago
A TDM-based Multibus Packet Switch
A new packet switch architecture using two sets of time-division multiplexed buses is proposed. The horizontal buses collect packets from the input links, while the vertical buses ...
Tak-Shing Peter Yum, Yiu-Wing Leung
CSE
2009
IEEE
15 years 10 months ago
Reliable Identities Using Off-the-Shelf Hardware Security in MANETs
Application scenarios for mobile ad-hoc networks (MANETs) impose a variety of non-standard security requirements. furthermore, in many scenarios owner and user of devices do not a...
Nicolai Kuntze, Andreas Fuchs, Carsten Rudolph
EICS
2009
ACM
15 years 10 months ago
Flexible and efficient platform modeling for distributed interactive systems
Distributed interactive systems often rely on platform information, used for example when migrating a user interface to a small-screen device, or when opportunistically recruiting...
Xiao Feng Qiu, T. C. Nicholas Graham
ASAP
2004
IEEE
171views Hardware» more  ASAP 2004»
15 years 10 months ago
CHARMED: A Multi-Objective Co-Synthesis Framework for Multi-Mode Embedded Systems
In this paper, we present a modular co-synthesis framework called CHARMED that solves the problem of hardware-software co-synthesis of periodic, multi-mode, distributed, embedded ...
Vida Kianzad, Shuvra S. Bhattacharyya
182
Voted
ATS
2004
IEEE
97views Hardware» more  ATS 2004»
15 years 10 months ago
Test Instruction Set (TIS) for High Level Self-Testing of CPU Cores
TIS (Test Instruction Set) is an instruction level technique for CPU core self-testing. This method is based on enhancing a CPU instruction set with test instructions. TIS replace...
Saeed Shamshiri, Hadi Esmaeilzadeh, Zainalabedin N...