Sciweavers

6348 search results - page 412 / 1270
» Extensible control architectures
Sort
View
ICRA
2002
IEEE
167views Robotics» more  ICRA 2002»
15 years 11 months ago
Coordinated Teams of Reactive Mobile Platforms
This paper presents techniques for exploiting redundancy in teams of mobile robots. In particular, we address tasks involving the kinematic coordination of several communicating r...
John Sweeney, T. J. Brunette, Yunlei Yang, Roderic...
APCSAC
2003
IEEE
15 years 10 months ago
On Implementing High Level Concurrency in Java
Abstract. Increasingly threading has become an important architectural component of programming languages to support parallel programming. Previously we have proposed an elegant la...
G. Stewart Von Itzstein, Mark Jasiunas
IPPS
2003
IEEE
16 years 3 days ago
Using Incorrect Speculation to Prefetch Data in a Concurrent Multithreaded Processor
Concurrent multithreaded architectures exploit both instruction-level and thread-level parallelism through a combination of branch prediction and thread-level control speculation. ...
Ying Chen, Resit Sendag, David J. Lilja
ENTCS
2006
96views more  ENTCS 2006»
15 years 6 months ago
Verification of AMBA Using a Combination of Model Checking and Theorem Proving
The Advanced Microcontroller Bus Architecture (AMBA) is an open System-onChip bus protocol for high-performance buses on low-power devices. We demonstrate the combined use of mode...
Hasan Amjad
ISCA
2007
IEEE
110views Hardware» more  ISCA 2007»
16 years 1 months ago
A novel dimensionally-decomposed router for on-chip communication in 3D architectures
Much like multi-storey buildings in densely packed metropolises, three-dimensional (3D) chip structures are envisioned as a viable solution to skyrocketing transistor densities an...
Jongman Kim, Chrysostomos Nicopoulos, Dongkook Par...