Sciweavers

1256 search results - page 131 / 252
» Experiences with the DEVStone benchmark
Sort
View
MSR
2006
ACM
16 years 9 days ago
TA-RE: an exchange language for mining software repositories
Software repositories have been getting a lot of attention from researchers in recent years. In order to analyze software repositories, it is necessary to first extract raw data f...
Sunghun Kim, Thomas Zimmermann, Miryung Kim, Ahmed...
GLVLSI
2005
IEEE
124views VLSI» more  GLVLSI 2005»
15 years 12 months ago
A first look at the interplay of code reordering and configurable caches
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
FPGA
2005
ACM
97views FPGA» more  FPGA 2005»
15 years 12 months ago
Techniques for synthesizing binaries to an advanced register/memory structure
Recent works demonstrate several benefits of synthesizing software binaries onto FPGA hardware, including incorporating hardware design into established software tool flows with m...
Greg Stitt, Zhi Guo, Walid A. Najjar, Frank Vahid
ICS
2004
Tsinghua U.
15 years 11 months ago
Applications of storage mapping optimization to register promotion
Storage mapping optimization is a flexible approach to folding array dimensions in numerical codes. It is designed to reduce the memory footprint after a wide spectrum of loop tr...
Patrick Carribault, Albert Cohen
MIDDLEWARE
2009
Springer
15 years 11 months ago
Automatic Stress Testing of Multi-tier Systems by Dynamic Bottleneck Switch Generation
Abstract. The performance of multi-tier systems is known to be significantly degraded by workloads that place bursty service demands on system resources. Burstiness can cause queu...
Giuliano Casale, Amir Kalbasi, Diwakar Krishnamurt...