Sciweavers

3893 search results - page 655 / 779
» Execution Architectures and Compilation
Sort
View
CODES
2006
IEEE
16 years 14 days ago
Integrated analysis of communicating tasks in MPSoCs
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
Simon Schliecker, Matthias Ivers, Rolf Ernst
IJCNN
2006
IEEE
16 years 13 days ago
Venn-like models of neo-cortex patches
— This work presents a new architecture of artificial neural networks – Venn Networks, which produce localized activations in a 2D map while executing simple cognitive tasks. T...
Fernando Buarque de Lima Neto, Philippe De Wilde
PADS
2006
ACM
16 years 11 days ago
A Framework for Robust HLA-based Distributed Simulations
The High Level Architecture (HLA) is a standard for the interoperability and reuse of simulation components, referred to as federates. Large scale HLA-compliant simulations are bu...
Dan Chen, Stephen John Turner, Wentong Cai
RTAS
2005
IEEE
15 years 12 months ago
Timing Analysis for Sensor Network Nodes of the Atmega Processor Family
Low-end embedded architectures, such as sensor nodes, have become popular in diverse fields, many of which impose real-time constraints. Currently, the Atmel Atmega processor fam...
Sibin Mohan, Frank Mueller, David B. Whalley, Chri...
SAC
2005
ACM
15 years 12 months ago
Handling run-time updates in distributed applications
The server side of business software systems is commonly implemented today by an ensemble of Java classes distributed over several hosts. In this scenario, it is often necessary, ...
Marco Milazzo, Giuseppe Pappalardo, Emiliano Tramo...