Sciweavers

3893 search results - page 586 / 779
» Execution Architectures and Compilation
Sort
View
SBACPAD
2003
IEEE
75views Hardware» more  SBACPAD 2003»
15 years 11 months ago
The Limits of Speculative Trace Reuse on Deeply Pipelined Processors
Trace reuse improves the performance of processors by skipping the execution of sequences of redundant instructions. However, many reusable traces do not have all of their inputs ...
Maurício L. Pilla, Amarildo T. da Costa, Fe...
WETICE
2003
IEEE
15 years 11 months ago
A Case Study in Role-based Agent Interactions
Mobile agents are an emerging approach to develop distributed and parallel applications. They also can be exploited to develop enterprise applications, since they can act as activ...
Giacomo Cabri, Luca Ferrari, Letizia Leonardi
CAEPIA
2003
Springer
15 years 11 months ago
A New Genetic Approach for the Partitioning Problem in Distributed Virtual Environment Systems
The Partitioning problem is a key issue in the design of Distributed Virtual Environment (DVE) systems based on a server-network architecture. This problem consist of efficiently ...
Pedro Morillo, Pedro López, Juan M. Ordu&nt...
FPL
2003
Springer
95views Hardware» more  FPL 2003»
15 years 11 months ago
Reconfigurable Hardware SAT Solvers: A Survey of Systems
By adapting to computations that are not so well supported by general-purpose processors, reconfigurable systems achieve significant increases in performance. Such computational sy...
Iouliia Skliarova, António de Brito Ferrari
DSD
2002
IEEE
146views Hardware» more  DSD 2002»
15 years 11 months ago
Configurable Memory Organisation for Communication Applications
A configurable memory organisation for the execution of Hiperlan/2 transceiver baseband processing and MPEG2 decoding is presented. The configuration of the memory system is done ...
Juha-Pekka Soininen, Antti Pelkonen, Jussi Roivain...