Sciweavers

3893 search results - page 585 / 779
» Execution Architectures and Compilation
Sort
View
APCSAC
2003
IEEE
15 years 11 months ago
L1 Cache and TLB Enhancements to the RAMpage Memory Hierarchy
The RAMpage hierarchy moves main memory up a level to replace the lowest-level cache by an equivalent-sized SRAM main memory, with a TLB caching page translations for that main mem...
Philip Machanick, Zunaid Patel
DATE
2003
IEEE
108views Hardware» more  DATE 2003»
15 years 11 months ago
System-Level Power Analysis Methodology Applied to the AMBA AHB Bus
The specification on power consumption of a digital system is extremely important due to the growing relevance of the market of portable devices and must be taken into account sin...
Marco Caldari, Massimo Conti, Massimo Coppola, Pao...
ICDCSW
2003
IEEE
15 years 11 months ago
Privilege Delegation and Agent-Oriented Access Control in Naplet
Access control in existing Java-based mobile agents is mostly based on code source due to limitations of early Java security architecture. That is, authorization is based on where...
Cheng-Zhong Xu, Song Fu
IPPS
2003
IEEE
15 years 11 months ago
A GRASP-Based Algorithm for Solving DVE Partitioning Problem
Graphic cards performance increase and fast Internet connections are popularising Networked Virtual Environments. This immature paradigm of real-time applications has still to sol...
Pedro Morillo, Marcos Fernández
ISADS
2003
IEEE
15 years 11 months ago
Message Logging and Recovery in Wireless CORBA Using Access Bridge
The emerging mobile wireless environment poses exciting challenges for distributed fault tolerant (FT) computing. This paper proposes a message loggingand recovery protocol on the...
Xinyu Chen, Michael R. Lyu