Sciweavers

3893 search results - page 556 / 779
» Execution Architectures and Compilation
Sort
View
RTAS
2009
IEEE
16 years 1 months ago
Power-Aware CPU Utilization Control for Distributed Real-Time Systems
CPU utilization control has recently been demonstrated to be an effective way of meeting end-to-end deadlines for distributed real-time systems running in unpredictable environmen...
Xiaorui Wang, Xing Fu, Xue Liu, Zonghua Gu
RTCSA
2009
IEEE
16 years 1 months ago
Towards Hardware Support for Common Sensor Processing Tasks
—Sensor processing is a common task within many embedded system domains, such as in control systems, the sensor feedback is used for actuator control. In this paper we have surve...
Adwait Gupte, Phillip Jones
ICPP
2009
IEEE
16 years 1 months ago
Fine-grain Parallelism Using Multi-core, Cell/BE, and GPU Systems: Accelerating the Phylogenetic Likelihood Function
We are currently faced with the situation where applications have increasing computational demands and there is a wide selection of parallel processor systems. In this paper we fo...
Frederico Pratas, Pedro Trancoso, Alexandros Stama...
GLVLSI
2008
IEEE
137views VLSI» more  GLVLSI 2008»
16 years 1 months ago
Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy
Phase-based tuning methodologies specialize system parameters for each application phase of execution. Parameters are varied during execution, as opposed to remaining fixed as in ...
Ann Gordon-Ross, Jeremy Lau, Brad Calder
HPCA
2008
IEEE
16 years 1 months ago
Speculative instruction validation for performance-reliability trade-off
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal