Sciweavers

3893 search results - page 540 / 779
» Execution Architectures and Compilation
Sort
View
ISCA
2005
IEEE
81views Hardware» more  ISCA 2005»
16 years 5 days ago
Energy Optimization of Subthreshold-Voltage Sensor Network Processors
Sensor network processors and their applications are a growing area of focus in computer system research and design. Inherent to this design space is a reduced processing performa...
Leyla Nazhandali, Bo Zhai, Javin Olson, Anna Reeve...
WETICE
2005
IEEE
16 years 5 days ago
Challenges and Solutions for Model Driven Web Service Composition
System theory propagates the use of models which e level of abstraction to cope with complexity, evolving out of variety and connectivity. Different modeling techniques have been ...
Konrad Pfadenhauer, Burkhard Kittl, Schahram Dustd...
MOBIDE
2005
ACM
16 years 4 days ago
DAIMON: data integration for a mobile network
We describe the DAIMON system for data integration of nomadic data. DAIMON is based on an extension of the mediator-wrapper architecture, where each node is a mediator of its own ...
Constantinos V. Katsaros, Ioannis L. Niarhos, Vasi...
DATE
2003
IEEE
117views Hardware» more  DATE 2003»
15 years 12 months ago
Exploring SW Performance Using SoC Transaction-Level Modeling
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the...
Imed Moussa, Thierry Grellier, Giang Nguyen
SP
2003
IEEE
121views Security Privacy» more  SP 2003»
15 years 12 months ago
Specifying and Verifying Hardware for Tamper-Resistant Software
We specify a hardware architecture that supports tamper-resistant software by identifying an “idealized” hich gives the abstracted actions available to a single user program. ...
David Lie, John C. Mitchell, Chandramohan A. Thekk...