3893 search results - page 538 / 779 » Execution Architectures and Compilation |
157
click to vote
CLUSTER
2008
IEEE
16 years 1 months ago
2008
IEEE
—User-level communication allows an application process to access the network interface directly. Bypassing the kernel requires that a user process accesses the network interface...
221
click to vote
APCSAC
2007
IEEE
16 years 29 days ago
2007
IEEE
Although they have been the main server technology for many years, multiprocessors are undergoing a renaissance due to multi-core chips and the attractive scalability properties of...
151
click to vote
IPPS
2007
IEEE
16 years 27 days ago
2007
IEEE
This paper proposes the study of a new computation model that attempts to address the underlying sources of performance degradation (e.g. latency, overhead, and starvation) and th...
185
Voted
MICRO
2007
IEEE
16 years 26 days ago
2007
IEEE
Modern chip multiprocessors (CMPs) are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processo...
180
click to vote
IESS
2007
Springer
16 years 22 days ago
2007
Springer
The stringent performance constraints and short time to market of modern digital systems require automatic methods for design of high performance applicationspecific architectures...