3893 search results - page 536 / 779 » Execution Architectures and Compilation |
188
click to vote
DAGSTUHL
2006
15 years 8 months ago
2006
This paper presents a method of constructing pre-routed FPGA cores which lays the foundations for a rapid system construction framework for dynamically reconfigurable computing sy...
228
click to vote
BSDCON
2003
15 years 8 months ago
2003
The existing thread scheduler in FreeBSD was well suited towards the computing environment that it was developed in. As the priorities and hardware targets of the project have cha...
166
click to vote
HPCA
2009
IEEE
16 years 7 months ago
2009
IEEE
Heterogeneous multicores, such as Cell BE processors and GPGPUs, typically do not have caches for their accelerator cores because coherence traffic, cache misses, and latencies fr...
172
click to vote
ACSAC
2009
IEEE
16 years 1 months ago
2009
IEEE
Device drivers on commodity operating systems execute with kernel privilege and have unfettered access to kernel data structures. Several recent attacks demonstrate that such poor...
169
click to vote
ISPASS
2008
IEEE
16 years 1 months ago
2008
IEEE
Many programs go through phases as they execute. Knowing where these phases begin and end can be beneficial. For example, adaptive architectures can exploit such information to lo...