Sciweavers

3893 search results - page 523 / 779
» Execution Architectures and Compilation
Sort
View
HPCA
2002
IEEE
16 years 7 months ago
The Minimax Cache: An Energy-Efficient Framework for Media Processors
This work is based on our philosophy of providing interlayer system-level power awareness in computing systems [26, 27]. Here, we couple this approach with our vision of multipart...
Osman S. Unsal, Israel Koren, C. Mani Krishna, Csa...
SIGMOD
2005
ACM
159views Database» more  SIGMOD 2005»
16 years 6 months ago
System RX: One Part Relational, One Part XML
This paper describes the overall architecture and design aspects of a hybrid relational and XML database system called System RX. We believe that such a system is fundamental in t...
Kevin S. Beyer, Roberta Cochrane, Vanja Josifovski...
ICCAD
2006
IEEE
180views Hardware» more  ICCAD 2006»
16 years 3 months ago
A bitmask-based code compression technique for embedded systems
Embedded systems are constrained by the available memory. Code compression techniques address this issue by reducing the code size of application programs. Dictionary-based code c...
Seok-Won Seong, Prabhat Mishra
ICCAD
2001
IEEE
126views Hardware» more  ICCAD 2001»
16 years 3 months ago
Constraint Satisfaction for Relative Location Assignment and Scheduling
Tight data- and timing constraints are imposed by communication and multimedia applications. The architecture for the embedded processor imply resource constraints. Instead of ran...
Carlos A. Alba Pinto, Bart Mesman, Jochen A. G. Je...
CC
2010
Springer
117views System Software» more  CC 2010»
16 years 1 months ago
Punctual Coalescing
Compilers use register coalescing to avoid generating code for copy instructions. For architectures with register aliasing such as x86, Smith, Ramsey, and Holloway (2004) presented...
Fernando Magno Quintão Pereira, Jens Palsbe...