Sciweavers

3893 search results - page 519 / 779
» Execution Architectures and Compilation
Sort
View
DAC
2004
ACM
16 years 7 months ago
Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding
This paper describes a dynamic voltage and frequency scaling (DVFS) technique for MPEG decoding to reduce the energy consumption using the computational workload decomposition. Th...
Kihwan Choi, Ramakrishna Soma, Massoud Pedram
HPCA
2009
IEEE
16 years 7 months ago
iCFP: Tolerating all-level cache misses in in-order processors
Growing concerns about power have revived interest in in-order pipelines. In-order pipelines sacrifice single-thread performance. Specifically, they do not allow execution to flow...
Andrew D. Hilton, Santosh Nagarakatte, Amir Roth
HPCA
2004
IEEE
16 years 7 months ago
Perceptron-Based Branch Confidence Estimation
Pipeline gating has been proposed for reducing wasted speculative execution due to branch mispredictions. As processors become deeper or wider, pipeline gating becomes more import...
Haitham Akkary, Srikanth T. Srinivasan, Rajendar K...
BTW
2005
Springer
113views Database» more  BTW 2005»
16 years 5 days ago
A Learning Optimizer for a Federated Database Management System
: Optimizers in modern DBMSs utilize a cost model to choose an efficient query execution plan (QEP) among all possible ones for a given query. The accuracy of the cost estimates de...
Stephan Ewen, Michael Ortega-Binderberger, Volker ...
FLAIRS
2007
15 years 9 months ago
Explaining Task Processing in Cognitive Assistants that Learn
As personal assistant software matures and assumes more autonomous control of its users’ activities, it becomes more critical that this software can explain its task processing....
Deborah L. McGuinness, Alyssa Glass, Michael Wolve...