Sciweavers

3893 search results - page 490 / 779
» Execution Architectures and Compilation
Sort
View
CODES
2006
IEEE
15 years 10 months ago
Increasing hardware efficiency with multifunction loop accelerators
To meet the conflicting goals of high-performance low-cost embedded systems, critical application loop nests are commonly executed on specialized hardware accelerators. These loop...
Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott ...
FPL
2006
Springer
147views Hardware» more  FPL 2006»
15 years 10 months ago
Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips
Emerging embedded System-on-Chip (SoC) platforms are increasingly becoming multiprocessor architectures. The advances in the FPGA chip technology make the implementation of such a...
Hristo Nikolov, Todor Stefanov, Ed F. Deprettere
191
Voted
EWCBR
2000
Springer
15 years 10 months ago
Activating Case-Based Reasoning with Active Databases
Many of today's CBR systems are passive in nature: they require human users to activate them manually and to provide information about the incoming problem explicitly. In this...
Sheng Li, Qiang Yang
ISN
2000
Springer
120views Communications» more  ISN 2000»
15 years 10 months ago
Providing Customisable Network Management Services Through Mobile Agents
Telecommunications network management has attracted a lot of attention in terms of research and standardisation in the last decade. TMN and TINA architectural frameworks try to add...
David Griffin, George Pavlou, Panos Georgatsos
DAC
2010
ACM
15 years 10 months ago
A probabilistic and energy-efficient scheduling approach for online application in real-time systems
This work considers the problem of minimizing the power consumption for real-time scheduling on processors with discrete operating modes. We provide a model for determining the ex...
Thorsten Zitterell, Christoph Scholl