Sciweavers

3893 search results - page 424 / 779
» Execution Architectures and Compilation
Sort
View
IPPS
2006
IEEE
16 years 24 days ago
Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors
This paper explores thread scheduling on an increasingly popular architecture: chip multiprocessors with simultaneous multithreading cores. Conventional multiprocessor scheduling,...
M. De Vuyst, Rakesh Kumar, Dean M. Tullsen
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
16 years 10 days ago
An automated methodology for memory-conscious mapping of DSP applications on coarse-grain reconfigurable arrays
—This paper presents a memory-conscious mapping methodology of computational intensive applications on coarse-grain reconfigurable arrays. By exploiting the inherent abundant amo...
Michalis D. Galanis, Gregory Dimitroulakos, Consta...
MOBIQUITOUS
2005
IEEE
16 years 10 days ago
Wireless Sensor Networks for Health Monitoring
We propose a platform for health monitoring using wireless sensor networks. Our platform is a new architecture called CustoMed that will reduce the customization and reconfigurat...
Roozbeh Jafari, Andre Encarnacao, Azad Zahoory, Fo...
CC
2005
Springer
108views System Software» more  CC 2005»
16 years 9 days ago
Task Partitioning for Multi-core Network Processors
Abstract. Network processors (NPs) typically contain multiple concurrent processing cores. State-of-the-art programming techniques for NPs are invariably low-level, requiring progr...
Robert Ennals, Richard Sharp, Alan Mycroft
AOSE
2004
Springer
16 years 5 days ago
A Design Process for Adaptive Behavior of Situated Agents
Abstract. Engineering non-trivial open multi-agent systems is a challenging task. Our research focusses on situated multi-agent systems, i.e. systems in which agents are explicitly...
Elke Steegmans, Danny Weyns, Tom Holvoet, Yolande ...