Sciweavers

3893 search results - page 401 / 779
» Execution Architectures and Compilation
Sort
View
ISORC
2011
IEEE
14 years 10 months ago
A Time-Predictable Object Cache
—Static cache analysis for data allocated on the heap is practically impossible for standard data caches. We propose a distinct object cache for heap allocated data. The cache is...
Martin Schoeberl
VLSID
2005
IEEE
129views VLSI» more  VLSID 2005»
16 years 7 months ago
A RISC Hardware Platform for Low Power Java
Java is increasingly being used as a language and binary format for low power, embedded systems. Current software only approaches to Java execution do not always suit the type of ...
Paul Capewell, Ian Watson
ISCC
2009
IEEE
151views Communications» more  ISCC 2009»
16 years 1 months ago
Hardware implementation of session initiation protocol servers and clients
—This paper presents a reconfigurable architecture for the session initiation protocol (SIP). SIP is a protocol used primarily to establish point-to-point sessions between users...
Raymond Peterkin, Mohamed Abou-Gabal, Fadi El-Hass...
AINA
2007
IEEE
16 years 1 months ago
Deployment of Services-Oriented Applications Integrating Physical and IT Systems
A broad range of industries must be able to seamlessly integrate control applications using sensors distributed in the real world and IT applications supporting various business a...
Antonin Chazalet, Philippe Lalanda
AHS
2006
IEEE
121views Hardware» more  AHS 2006»
16 years 26 days ago
Hardware/Software Coevolution of Genome Programs and Cellular Processors
The application of evolutionary techniques to the design of custom processing elements bears a strong relation to the natural process that led to the co-evolution of cells and gen...
Gianluca Tempesti, Pierre-André Mudry, Guil...