3893 search results - page 384 / 779 » Execution Architectures and Compilation |
177
click to vote
ISPASS
2010
IEEE
16 years 1 months ago
2010
IEEE
—While many-core accelerator architectures, such as today’s Graphics Processing Units (GPUs), offer orders of magnitude more raw computing power than contemporary CPUs, their m...
193
Voted
FAC
2007
15 years 6 months ago
2007
Abstract. We report on a case study in applying different formal methods to model and verify an architecture for administrating digital signatures. The architecture comprises seve...
226
Voted
BIBM
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—Unacceptable execution time of Non-rigid registration (NRR) often presents a major obstacle to its routine clinical use. Parallel computing is an effective way to accele...
212
Voted
MICRO
2008
IEEE
16 years 1 months ago
2008
IEEE
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
169
click to vote
ISPASS
2007
IEEE
16 years 1 months ago
2007
IEEE
Semiconductor transient faults (i.e. soft errors) have become an increasingly important threat to microprocessor reliability. Simultaneous multithreaded (SMT) architectures exploi...